Abstract-A novel switched-capacitor serial analog-to-digital (A/D) converter is developed based on the dual-slope integration. The analog voltage being converted is first accumulated into the capacitor in the form of charge. The quantized reference charge is then extracted from the accumulated signal charge until the voltage across the capacitor becomes zero. To increase the resolution, the autoranging function is incorporated which changes the charge accumulation count in 2's geometric progression manner according to the input analog voltage. The resultant counts in charge accumulation and extraction give the exponent and the mantissa, respectively, of the floating-point binary representation. A resolution of 10 bits with the additional 2~bits for the exponent is achieved by the prototype converter built using discrete components.
I. INTRODUCTION
B y VIRTUE OF its excellent zero stability, linearity, and absolute accuracy, the dual-slope analog-to-digital (AID) converter has made great impact on low-speed precision instrumentation and measurement [1] . Its monolithic implementation is desired highly to reduce the cost, but is difficult, if not impossible, with the presently available bipolar technology because of the large integration time constant involved. To solve this problem, the CMOS realization which replaces a conventional RC integrator with the switched-capacitor integrator has been proposed [2] . Such a simple replacement, however, requires the capacitance ratio of 2 n for n-bit resolution. In addition, the lower conversion speed is inevitable because of the slower switching speed of CMOS circuitry.
To alleviate these difficulties, the floating-point technique is applied to the switched-capacitor dual-slope AID converter. A novel method is used to eliminate the programmable-gain amplifier which would otherwise be required for scaling the input analog voltage. Following this introductory section, the paper describes its circuit configuration, the principles of operation, and the experimental results obtained by the prototype converter. Fig. 1 shows the circuit diagram of the switched-capacitor dual-slope AID converter. Here, V x is the analog voltage to be converted into a binary number with reference to Yr. V ar is the threshold voltage for autoranging. The whole circuit consists of three main blocks; the switchedcapacitor integrator, comparator, and digital control circuit. The offset-free and parasitic-insensitive configuration is adopted for the integrator [3] , [4] . The circuit operation is divided into three states; the 'Polarity' (POL) state to detect the polarity of an input analog voltage, the 'Accumulation' (ACC) state to accumulate the signal charge into the capacitor C 2 , and the 'Extraction' (EXT) state to extract the quantized reference charge from the accumulated signal charge. The operation in each state is controlled by the nonoverlapping two phase clocks ¢ and . Their timing diagram is shown in Fig. 2 . In this diagram, ¢a (n) is the autoranging pulse generated by the counter when it counts 2 n (n = 0, 1, · · · ,4) clocks in 'ACC' state. The leading reset signal resets the integrator and the counter, thereby initiating the AID conversion. The operation in each state will be described in detail in the following.
II. CIRCUIT DESCRIPTION

A. Operation in 'POL' State
In this state, SII is kept "on", and S2' S4' Ss, and StO 
C. Operation in 'EXT' State
In this state, Sl1 is kept "on," while SJ, S7' and SIO are kept "off." The analog circuitry valid in this state thus becomes as shown in Fig. 5 . Op amp Al and capacitors C I , C I + dC, and C 2 form the integrator. The reference voltage V r is now applied, in place of V x , to the integrator. In each~phase, the capacitor C I deposits the charge C I V r upon C 2 , while the capacitor C I + dC draws the charge (C I + dC) V r out of C 2 • Thus the net charge Qr, referred here to as the quantized reference charge, extracted from C 2 in each~phase is dCV r. This charge extraction continues until the integrator output voltage becomes zero.
Let the quantized reference charge be extracted m times. Then the total charge extracted is After discharging the charge stored in C I and C 2 in the preceding 'POL' state, the integrator accumulates the incremental signal charge C I V x onto the feedback capacitor C 2 , to produce the positive output voltage Va, as shown in Fig. 2 . The capacitor C 3 is incorporated to hold the integrator output voltage and thereby to make the integrator operation insensitive to the open-loop gain of op amp Al [3] . The integrator output Va in the~phase is compared with the threshold voltage V ar by the comparator A 2 • If Va < V ar , then the comparator output CMP is kept low, to continue the charge accumulation. When Va~V ar , the autoranging pulse cPa (n) becomes effective to stop the charge accumulation. Therefore, if the input analog voltage V x is in the range between V a r / 2 n and V a r / 2 n -1, the charge accumulation is repeated 2 n times. The signal charge Qacc accumulated upon C 2 is thus (2) It should be noticed here that the charge accumulation count 2 n corresponds to the binary-weighted programmable gain of a conventional floating-point AID converter. (4) where V FS = 2 M (dC/ C I ) V r is the full scale voltage of the AID converter with M-bit resolution. Therefore, for given capacitance ratio dC/ C 1 and reference voltage V r , the floating-point binary number with nand m as its exponent and mantissa, respectively, measures the input analog voltage. The AID conversion insensitive to the capacitance ratio dC/ C 1 is also possible with this circuit, which will be described in the Appendix.
III. CONVERSION ACCURACY The switched-capacitor integrator is configured such that the offset voltage of op amp and parasitic capacitances have no effect upon its operation. The finite openloop gain of op amp reduces the charge transfer efficiency. The reduction is, however, common to both the signal and quantized reference charges. Thus the finite open-loop gain does not disturb the charge balance, either. The main error source which limits the resolution of the present AID converter is, therefore, the feedthrough of clock signals through gate-source and gate-drain capacitors of MaS switches.
Let the feedthrough charge referred to the inverting input terminal of op amp Al be Qf. Then, the total charge, including the contribution of Qf' accumulated upon C 2 in In an IC realization using advanced MaS technologies, the feedthrough charge Qf can be reduced to 5 fQ by accommodating the clock feedthrough cancellation scheme [5] , while the signal charge as large as 500 pQ could be stored in C z . Choosing Qr == 0.5 pQ and n~4, one can obtain the resolution of 10 bits and the dynamic range of 84 dB with no offset error. While this dynamic range is sufficient for most application, the scale error amounts to 1 percent. In addition, the uncertainty of the capacitance ratio /i.C/ C I also causes the scale error. This error, however, can be eliminated, without degrading the differential linearity, by adjusting the reference voltage V r • V x is thus -(37/2 3 ) X (360/3340) X 1 == -0.499 V, which agrees with the applied voltage.
The digital outputs and the nonlinearity error of the prototype converter obtained for the analog voltage ranging from -5 to +5 V are shown in Fig. 8(a) and (b) , respectively. The capacitance difference /i.C is set to 5 pF. Good linearity with the nonlinearity error less than~LSB can be seen. The resolution of 10 bits with additional 2~bits for the exponent confirms the accuracy estimate.
V. CONCLUSIONS
An autoranging serial AID converter based on the dualslope integration was described. The chip area required for the implementation is very small because of small device count involved. Therefore, as low cost and high precision AID converter, it will find wide application in instrumentation and measurement field. 
ApPENDIX
The digital output given by (4) depends on the capacitance ratio of /i.C / Ct. This dependence can be eliminated by slightly modifying the circuit operation in the' ACe' state as shown in Fig. 9 . Op amp A t and capacitors C t , C t + /i.C, and C 2 form the integrator. Switches St and Ss are driven by ¢, while S3 and S4 are driven by 1>, if P == (7)
IV . EXPERIMENTAL RESULTS
To confirm the principles of operation, a prototype converter was built using discrete components. The capacitors were: C I == 3.34 nF, C z == 3.34 nF, and C 3 == 5.62 nF. The op amp used was LF347. The reference voltage V r and the threshold voltage V ar were set to 1 V and 3 V, respectively. 
Equation (5) is plotted in Fig. 6 together with the ideal transfer function. It is evident by inspection that the feedthrough charge in the 'ACC' state causes the offset error and that in the 'EXT' state causes the gain or scale error.
For the offset error to be less than lLSB, the following condition should be satisfied: The AID conversion based on (A-3) was also confirmed by a prototype converter built using discrete components.
